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MOSFET 1=f Noise Measurement Under Switched
Bias Conditions
A. P. van der Wel, E. A. M. Klumperink, S. L. J Gierkink, R. F. Wassenaar, and H. Wallinga
Abstract—A new measurement setup is presented that allows the
observation of 1 noise spectra in MOSFET’s under switched
bias conditions in a wide frequency band (10 Hz–100 kHz). When
switching between inversion and accumulation, MOSFET’s of dif-
ferent manufacturers invariably show reduced 1 noise power
density for frequencies below the switching frequency. At low fre-
quencies (10 Hz), a 5–8 dB reduction in intrinsic 1 noise power
density is found for different devices, largely independent of the
switching frequency (up to 1 MHz). The switched bias measure-
ments render detailed wideband 1 noise spectra of switched
MOSFET’s, which is useful for 1 noise model validation and
analog circuit design.
Index Terms—1 noise, MOSFET LF noise, noise reduction,
switched bias.
I. INTRODUCTION
THE noise in MOSFET’s is becoming an ever moreimportant problem at shrinking transistor sizes. It is one
of the factors limiting the achievable dynamic range of elec-
tronic MOS circuits. Despite extensive study over a long time,
the origin of noise in MOSFET’s is still not unambiguously
understood [1], [2].
In two previous papers [3], [4], noise reduction has been
reported in MOSFET’s that are switched between inversion and
accumulation. However, only low frequency noise spectra be-
tween 1 Hz and 100 Hz are obtained using a sampling setup.
In the present letter, a new measurement setup is presented that
allows for detailed spectral observations in a much wider fre-
quency band (10 Hz–100 kHz) at switching frequencies up to
the lower MHz region. The measurement method and its use-
fulness will be discussed.
II. NEW MEASUREMENT METHOD
In order to measure MOSFET noise under constant and
switched bias conditions, the measurement setup of Fig. 1 is
proposed. This setup exploits the high common mode rejection
ratio of a differential probe to measure small differential
noise currents superimposed on much larger common mode
switched bias currents of two equal1 MOSFET devices under
test (DUT’s). The bipolar cascode transistors supply the drains
of the MOSFET’s with an almost constant voltage and convey
the MOSFET drain currents to resistors RD1 and RD2, which
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act as I-V converters. To establish switched bias conditions,
the gate-source bias voltages of the two DUT’s are driven by a
common square-wave signal. As a result, the input signal of the
differential probe corresponds to two distinct bias conditions:
in the first, both MOSFET’s are “off” (below threshold), and
in the second, they are “on” in strong inversion and saturation.
The probe ideally only senses the differential voltage that is
dominated by the noise current of the two DUT’s in the “on”
state (right-hand photo in Fig. 1). However, a large common
signal also occurs at the probe input due to the switched biasing
(left-hand photo in Fig. 1). Mismatches in the large-signal
DUT characteristics and the large, but finite common mode
rejection of the probe (>80 dB from 10 Hz to 50 kHz), result
in a residual switching signal at the output of the probe.
Resistive and capacitive trimmers are provided to equalise the
common signals and thus minimize the differential residual to
sufficiently low values so as not to exceed the input dynamic
range of the spectrum analyzer. Furthermore, the periodic
nature of the switching residual results in spectral peaks, that
can easily be distinguished from noise contributions. To
estimate the noise floor of the setup and to verify that the
observed results are not an artefact of the large-signal behavior
of the measurement setup, the DUT’s were replaced by BJT’s
with emitter resistors operating at the same bias current as the
DUT. In all measurements this noise floor was more than 10
dB below the DUT noise (see also Fig. 3 in Section III).
III. MEASUREMENT RESULTS
By changing only the parameters of the driving signal, mea-
surements over a wide range of operating conditions (on- and
off-voltage, switching frequency, duty-cycle) can be carried out
easily. Measurements were carried out on commercially avail-
able 4007UB devices (UB stands for unbuffered, i.e. direct ac-
cess to the MOS transistors). These devices are available from
different manufacturers and allowed us to test devices from dif-
ferent industrial CMOS processes.
Fig. 2 shows a typical measurement result (for noise floor re-
sults see Fig. 3). The noise spectrum between 10 Hz and 100
kHz is shown for constant biasing (no switching) together with
noise spectra resulting from a 10 kHz switched bias signal with
50% duty cycle. Since the aim is to compare switched bias
and constant bias noise power for the same measurement band-
width, no absolute calibration was done2. “Spikes” in the figure
1DUT large-signal behavior should be equal for minimal common to differ-
ential conversion.
2In fact, y-axis units are dBµV/Hz, and the probe gain is 2x. Drain resistance
was about 35 Kohm.
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Fig. 1. Setup to measure MOSFET noise under switched bias conditions. The large common signal (left photo) is largely rejected by the differential probe (see
right photo).
are caused by switching residuals and 50 Hz related interfer-
ence. The results of Fig. 2 were obtained for an on-voltage
of 2.5 V, which is well above the threshold voltage (1.9 V),
while the off-voltage is varied below the threshold, from 1.5 V
down to −0.5 V (value indicated in the figure). For 50% duty
cycle, a low-frequency noise power that is reduced by 6
dB compared to the constant-bias situation is expected (base-
band spectrum after multiplication of band-limited noise by a
square-wave switching signal, assuming negligible aliasing of
high-frequency noise). Indeed, a gap of about 6 dB is observed
in Fig. 2 between the constant bias curve and the curve for
1.5 V off-voltage. More importantly, further noise reduction
is observed when the gate-source voltage in the ‘off’ state is
decreased. This is in accordance with the results presented in
[3], [4], reporting increasing noise reduction closer to accumu-
lation. However, with the new setup we can obtain more de-
tailed spectral information than observed in [3], [4] and over
a wider band of frequencies. We see for instance a more or
less flat plateau below the switching frequency, which gradu-
ally changes to an noise spectrum with reduced power den-
sity at low frequencies. To exploit the wideband potential of the
setup, the switching frequency was varied from 100 Hz
up to 1 MHz. Fig. 3 shows the results and also the noise floor
(see previous section). The spectrum is shown up to 100 kHz (at
higher frequencies bandwidth limitations at the output become
noticeable). As spectral peaks do not render useful information
on the noise and deteriorate readability, only measurements up
to are shown, while spectral peaks within 5 Hz of
multiples of 50 Hz have also been omitted. All noise spectra ap-
pear to “join” at low frequencies, with about 7 dB of intrinsic
noise reduction (apart from the 6 dB related to 50% duty cycle).
Even at MHz, where the settling of the output volt-
ages becomes incomplete, this noise reduction is found.
Below , a kind of plateau is observed, while an
noise spectrum reappears at frequencies more than two decades
below . This might be explained by assuming different
noise generating processes, as suggested in [4]: 1) a process
that is affected by switching resulting in the plateau (e.g., oxide
trap noise with associated RTS’s, that effectively disappear
when switching between inversion and accumulation [4]); and
2) other processes that are not affected by the switching and
render the residual low frequency noise (e.g., mobility fluc-
tuations). Further research in modeling and model verification
is needed to validate these speculations, and detailed wideband
noise spectra may help to separate effects. To see how the
noise reduction varies for different CMOS processes, devices
from six different manufacturers were tested. An intrinsic noise
reduction was found in all cases, with values of 5–8 dB (3–6
times; 1.2–3.7 and 8.4 is reported [3], [4]). As the effect occurs
in all devices, and was also observed for submicron MOS
transistors [4], the way to application of the effect seems open.
Recently, we showed that the phase noise in CMOS oscillators
[5]–[7], operating at switching frequencies in the lower MHz
region, benefits from switching. The measurement setup in
Fig. 1 proved to be very useful for detailed characterization
of the noise reduction under different conditions (frequency,
off-voltage) and provided useful information for circuit design,
e.g., the minimum gate-source voltage required to achieve a
certain noise reduction.
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Fig. 2. Noise reduction as a function of the “off” voltage (indicated in the figure): HEF 4007 NMOS, V = 2:5 V, V = 1:9 V. f = 10 kHz, duty
cycle = 50%.
Fig. 3. Noise reduction while switching at different frequencies (indicated in the figure with different symbols): HEF4007 NMOS, V = 2:5 V, V = 0
V, duty cycle = 50%, all spectra are shown up to 0:9  f and points within 5 Hz of multiples of 50 Hz are omitted (for readability). Also shown is the noise
floor under the same conditions with DUT’s replaced by BJT’s with emitter resistors operating at the same bias current.
IV. CONCLUSION
The measurement setup presented in this letter allows for
easy measurement of noise spectra of MOSFET’s under
switched bias conditions in a wide frequency band. In accor-
dance with [3], [4], switching between inversion and accumula-
tion results in a noise reduction that depends on the off-
voltage. Below the switching frequency a flat plateau is ob-
served, transiting to an spectrum with reduced power den-
sity at low frequencies. This detailed spectral information is ex-
pected to be useful for noise model verification.
MOSFET’s from six different manufacturers show an in-
trinsic noise reduction of 5–8 dB. Notably, this noise reduction
also occurs at high switching frequencies up to 1 MHz, which
is relevant for CMOS oscillator circuits [6], [7]. In conclusion,
the measurement setup renders new detailed information on
noise in switched MOSFET’s, which can be valuable for
circuit design and noise model validation.
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